aboutsummaryrefslogtreecommitdiff
path: root/amaranth_boards/upduino_v3.py
diff options
context:
space:
mode:
Diffstat (limited to 'amaranth_boards/upduino_v3.py')
-rw-r--r--amaranth_boards/upduino_v3.py49
1 files changed, 49 insertions, 0 deletions
diff --git a/amaranth_boards/upduino_v3.py b/amaranth_boards/upduino_v3.py
new file mode 100644
index 0000000..560844a
--- /dev/null
+++ b/amaranth_boards/upduino_v3.py
@@ -0,0 +1,49 @@
+import os
+import subprocess
+
+from amaranth.build import *
+from amaranth.vendor.lattice_ice40 import *
+from amaranth_boards.resources import *
+
+
+__all__ = ["UpduinoV3Platform"]
+
+
+class UpduinoV3Platform(LatticeICE40Platform):
+ device = "iCE40UP5K"
+ package = "SG48"
+ default_clk = "SB_HFOSC"
+ hfosc_div = 0
+ resources = [
+ # Solder the OSC jumper to connect the onboard oscillator to pin 20.
+ # Note that this overlaps with the QSPI pins.
+ Resource("clk12", 0,
+ Pins("20", dir="i"),
+ Clock(12e6), Attrs(IO_STANDARD="SB_LVCMOS")),
+
+ RGBLEDResource(0,
+ r="41", g="39", b="40", invert=True,
+ attrs=Attrs(IO_STANDARD="SB_LVCMOS")),
+
+ # To use QSPI mode, solder the appropriate jumpers.
+ *SPIFlashResources(0,
+ cs_n="16", clk="15", cipo="17", copi="14", wp_n="10", hold_n="20",
+ attrs=Attrs(IO_STANDARD="SB_LVCMOS")
+ ),
+ ]
+ connectors = [
+ # "Left" row of header pins (JP5 on the schematic)
+ Connector("j", 0, "41 39 40 - - - 23 25 26 27 32 35 31 37 34 43 36 42 38 28"),
+ # "Right" row of header pins (JP6 on the schematic)
+ Connector("j", 1, "20 10 - - 12 21 13 19 18 11 9 6 44 4 3 48 45 47 46 2")
+ ]
+
+ def toolchain_program(self, products, name):
+ iceprog = os.environ.get("ICEPROG", "iceprog")
+ with products.extract("{}.bin".format(name)) as bitstream_filename:
+ subprocess.check_call([iceprog, bitstream_filename])
+
+
+if __name__ == "__main__":
+ from amaranth_boards.test.blinky import *
+ UpduinoV3Platform().build(Blinky(), do_program=True)