aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/genesys2.py
diff options
context:
space:
mode:
Diffstat (limited to 'nmigen_boards/genesys2.py')
-rw-r--r--nmigen_boards/genesys2.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/nmigen_boards/genesys2.py b/nmigen_boards/genesys2.py
index 1c4ee54..bf8e98f 100644
--- a/nmigen_boards/genesys2.py
+++ b/nmigen_boards/genesys2.py
@@ -97,7 +97,7 @@ class Genesys2Platform(Xilinx7SeriesPlatform):
Resource("audio_clk", 0, # ADAU1761 MCLK
Pins("AK19", dir="o"), Attrs(IOSTANDARD="LVCMOS18")),
SPIResource(0, # OLED, SSD1306, 128 x 32
- cs="dummy-cs0", clk="AF17", copi="Y15",
+ cs_n="dummy-cs0", clk="AF17", copi="Y15",
cipo="dummy-cipo0", reset="AB17",
attrs=Attrs(IOSTANDARD="LVCMOS18")),
Resource("oled", 0, # OLED, UG-2832HSWEG04