<feed xmlns='http://www.w3.org/2005/Atom'>
<title>icestorm/icefuzz/Makefile, branch main</title>
<subtitle>Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
</subtitle>
<id>https://git.mciantyre.dev/icestorm/atom?h=main</id>
<link rel='self' href='https://git.mciantyre.dev/icestorm/atom?h=main'/>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/'/>
<updated>2021-09-06T09:11:52+00:00</updated>
<entry>
<title>Update variable name to PYTHON3</title>
<updated>2021-09-06T09:11:52+00:00</updated>
<author>
<name>Miodrag Milanovic</name>
<email>mmicko@gmail.com</email>
</author>
<published>2021-09-06T09:11:52+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=9880f6e2dde6db341246fc80031629daec6d014e'/>
<id>urn:sha1:9880f6e2dde6db341246fc80031629daec6d014e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>icefuzz: update Makefile to use $(PYTHON) variable</title>
<updated>2019-10-22T06:09:16+00:00</updated>
<author>
<name>Sean Cross</name>
<email>sean@xobs.io</email>
</author>
<published>2019-10-22T06:06:13+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=7597e5e3fa45cb98cd99d5bbfde8c580d9c7b844'/>
<id>urn:sha1:7597e5e3fa45cb98cd99d5bbfde8c580d9c7b844</id>
<content type='text'>
Don't hardcode `python3` as the name of the Python interpreter.

Signed-off-by: Sean Cross &lt;sean@xobs.io&gt;
</content>
</entry>
<entry>
<title>iCE40 Ultra = iCE5LP = u4k port</title>
<updated>2019-02-22T21:35:55+00:00</updated>
<author>
<name>Simon Schubert</name>
<email>2@0x2c.org</email>
</author>
<published>2019-02-20T10:06:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=d76ac32ec939e421190d8e41ee0ad5e5eacbddd5'/>
<id>urn:sha1:d76ac32ec939e421190d8e41ee0ad5e5eacbddd5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Add LM4K to icefuzz Makefile and fuzzconfig.py.</title>
<updated>2018-05-13T04:47:09+00:00</updated>
<author>
<name>Andrew Wygle</name>
<email>awygle@gmail.com</email>
</author>
<published>2018-05-06T21:00:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=e4d502e76ce3ec6cb659368c00111afdb5b6b4e0'/>
<id>urn:sha1:e4d502e76ce3ec6cb659368c00111afdb5b6b4e0</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Seperate different DSP configs in timing data</title>
<updated>2018-01-22T16:34:51+00:00</updated>
<author>
<name>David Shah</name>
<email>davey1576@gmail.com</email>
</author>
<published>2018-01-22T16:34:51+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=8a30b4bbd4d9b8b5d43566b7320554e6f4601b87'/>
<id>urn:sha1:8a30b4bbd4d9b8b5d43566b7320554e6f4601b87</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Remove seperate 5k RAM DB and share with 8k instead</title>
<updated>2018-01-16T15:17:20+00:00</updated>
<author>
<name>David Shah</name>
<email>davey1576@gmail.com</email>
</author>
<published>2018-01-13T15:55:32+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=a59472812c808416d2a56bccc07a9540357e18d9'/>
<id>urn:sha1:a59472812c808416d2a56bccc07a9540357e18d9</id>
<content type='text'>
This should ensure that the 5k RAM routing entries are now complete,
fixing #115
</content>
</entry>
<entry>
<title>Preparations for 5k icetime</title>
<updated>2017-11-24T16:31:08+00:00</updated>
<author>
<name>David Shah</name>
<email>davey1576@gmail.com</email>
</author>
<published>2017-11-24T16:31:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=2219530535d7c5bb9e55e50e1f79d42b3a346e47'/>
<id>urn:sha1:2219530535d7c5bb9e55e50e1f79d42b3a346e47</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Create icefuzz scripts for DSP and 5k</title>
<updated>2017-11-17T15:07:52+00:00</updated>
<author>
<name>David Shah</name>
<email>davey1576@gmail.com</email>
</author>
<published>2017-11-08T18:57:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=96b527bfeffb703baaa4119e48aae83ba0aa37cf'/>
<id>urn:sha1:96b527bfeffb703baaa4119e48aae83ba0aa37cf</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Preparations for DSP and IpCon fuzzing</title>
<updated>2017-11-08T16:05:42+00:00</updated>
<author>
<name>David Shah</name>
<email>davey1576@gmail.com</email>
</author>
<published>2017-11-08T16:05:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=629621642f4dd2d857edc914384b78161c438327'/>
<id>urn:sha1:629621642f4dd2d857edc914384b78161c438327</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Introduce device class into fuxx workign directories and have glbcheck handle unsupported 5k tiles ok.</title>
<updated>2017-07-02T22:38:44+00:00</updated>
<author>
<name>Scott Shawcroft</name>
<email>scott.shawcroft@gmail.com</email>
</author>
<published>2017-07-02T22:38:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/icestorm/commit/?id=b00ffb1c091b65ed6c741dde74a4e7d5f709efd1'/>
<id>urn:sha1:b00ffb1c091b65ed6c741dde74a4e7d5f709efd1</id>
<content type='text'>
</content>
</entry>
</feed>
