<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rtic/rtic-macros/src/codegen/bindings, branch main</title>
<subtitle>Real-Time Interrupt-driven Concurrency (RTIC) framework for ARM Cortex-M microcontrollers
</subtitle>
<id>https://git.mciantyre.dev/rtic/atom?h=main</id>
<link rel='self' href='https://git.mciantyre.dev/rtic/atom?h=main'/>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/'/>
<updated>2025-09-17T18:57:09+00:00</updated>
<entry>
<title>Update esp32c{3,6} support to esp-hal-1.0.0-rc.0.</title>
<updated>2025-09-17T18:57:09+00:00</updated>
<author>
<name>Paul Bender</name>
<email>pebender@gmail.com</email>
</author>
<published>2025-09-13T22:17:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=e8c260a74577e1c1aadd1964e6f7e45afecd2e3e'/>
<id>urn:sha1:e8c260a74577e1c1aadd1964e6f7e45afecd2e3e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>address clippy::uninlined_format_args</title>
<updated>2025-06-30T19:09:23+00:00</updated>
<author>
<name>Anton Lazarev</name>
<email>antonok35@gmail.com</email>
</author>
<published>2025-06-30T05:31:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=1104a12ca3de42cffd037df0969fb3723f599057'/>
<id>urn:sha1:1104a12ca3de42cffd037df0969fb3723f599057</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Apply clippy fixes</title>
<updated>2025-04-07T21:11:21+00:00</updated>
<author>
<name>Eli Hastings</name>
<email>eli@seagen.io</email>
</author>
<published>2025-03-24T09:38:05+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=104ee94dd1d0944ddcb29ac7c8b1634a659cb727'/>
<id>urn:sha1:104ee94dd1d0944ddcb29ac7c8b1634a659cb727</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Don't use interrupts reserved by esp-hal</title>
<updated>2025-04-07T21:11:21+00:00</updated>
<author>
<name>Eli Hastings</name>
<email>eli@seagen.io</email>
</author>
<published>2025-03-21T16:27:58+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=0615841cb8fe3c4aa65c79d05d5183298a12a39e'/>
<id>urn:sha1:0615841cb8fe3c4aa65c79d05d5183298a12a39e</id>
<content type='text'>
Excluding the reserved interrupts fixes the task priorities. I also
considered refactoring `rtic/src/export/riscv_esp32c6.rs` to use esp-hal
instead of esp32c6 directly as it has code to do all the pointer
wrangling itself, but decided against it for now. It might be nice to
refactor both esp implentations to use it though.
</content>
</entry>
<entry>
<title>Port ESP32-C3 changes to ESP32-C6 branch</title>
<updated>2025-04-07T21:11:21+00:00</updated>
<author>
<name>Eli Hastings</name>
<email>eli@seagen.io</email>
</author>
<published>2025-02-24T16:30:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=ef09e4b65f3586df6302721de909f66d69e7ba80'/>
<id>urn:sha1:ef09e4b65f3586df6302721de909f66d69e7ba80</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Use explicit list of external interrupts which can be used by RTIC</title>
<updated>2025-04-07T21:11:21+00:00</updated>
<author>
<name>Wouter Geraedts</name>
<email>git@woutergeraedts.nl</email>
</author>
<published>2024-04-10T13:31:03+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=3dec289ade1f419b94a866d3a4a7af2288dccc32'/>
<id>urn:sha1:3dec289ade1f419b94a866d3a4a7af2288dccc32</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Added esp32c6 support and example</title>
<updated>2025-04-07T21:11:21+00:00</updated>
<author>
<name>Wouter Geraedts</name>
<email>git@woutergeraedts.nl</email>
</author>
<published>2024-04-09T13:01:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=b97bc791260554edfd79dbd84c05815bef26b636'/>
<id>urn:sha1:b97bc791260554edfd79dbd84c05815bef26b636</id>
<content type='text'>
</content>
</entry>
<entry>
<title>rtic: placate clippy for esp32c3</title>
<updated>2025-03-23T09:57:48+00:00</updated>
<author>
<name>datdenkikniet</name>
<email>jcdra1@gmail.com</email>
</author>
<published>2025-03-22T22:55:32+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=11699b439126744ad918a1c6b90e73cb24da868d'/>
<id>urn:sha1:11699b439126744ad918a1c6b90e73cb24da868d</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Add mecall backend</title>
<updated>2025-03-12T19:41:40+00:00</updated>
<author>
<name>Román Cárdenas Rodríguez</name>
<email>rcardenas.rod@gmail.com</email>
</author>
<published>2025-01-28T11:38:07+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=6b021de4a0f0400d21453d9913aba57c6b395f1c'/>
<id>urn:sha1:6b021de4a0f0400d21453d9913aba57c6b395f1c</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Prepare for new riscv ecosystem</title>
<updated>2025-03-12T19:41:40+00:00</updated>
<author>
<name>Román Cárdenas Rodríguez</name>
<email>rcardenas.rod@gmail.com</email>
</author>
<published>2024-10-23T16:50:12+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=183e73904a5d14e29f8a7edbb2d9553dddb736af'/>
<id>urn:sha1:183e73904a5d14e29f8a7edbb2d9553dddb736af</id>
<content type='text'>
</content>
</entry>
</feed>
