<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rtic/ui, branch main</title>
<subtitle>Real-Time Interrupt-driven Concurrency (RTIC) framework for ARM Cortex-M microcontrollers
</subtitle>
<id>https://git.mciantyre.dev/rtic/atom?h=main</id>
<link rel='self' href='https://git.mciantyre.dev/rtic/atom?h=main'/>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/'/>
<updated>2023-02-28T23:33:31+00:00</updated>
<entry>
<title>Add rtic-timer (timerqueue + monotonic) and rtic-monotonics (systick-monotonic)</title>
<updated>2023-02-28T23:33:31+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2023-01-23T19:05:47+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=306aa47170fd59369b7a184924e287dc3706d64d'/>
<id>urn:sha1:306aa47170fd59369b7a184924e287dc3706d64d</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Start CI, disable docs building</title>
<updated>2023-02-28T23:33:29+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2023-01-08T20:33:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=95e494968053a17ac05a0c1cec9d8b2c7d450296'/>
<id>urn:sha1:95e494968053a17ac05a0c1cec9d8b2c7d450296</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Add check again</title>
<updated>2023-02-28T23:31:04+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2023-01-02T13:58:37+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=9829d0ac07180967208403610bc9a25249b9fe85'/>
<id>urn:sha1:9829d0ac07180967208403610bc9a25249b9fe85</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Old xtask test pass</title>
<updated>2023-02-28T23:31:01+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2023-01-02T13:34:05+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=582c602912592ec7ebea3096aefa02aea99c2143'/>
<id>urn:sha1:582c602912592ec7ebea3096aefa02aea99c2143</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Cleanup NVIC prio too high example</title>
<updated>2023-01-22T00:19:49+00:00</updated>
<author>
<name>Henrik Tjäder</name>
<email>henrik@tjaders.com</email>
</author>
<published>2023-01-21T23:55:21+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=c29e477aa1849dc93daf6625a09d67cfcb5fc1e1'/>
<id>urn:sha1:c29e477aa1849dc93daf6625a09d67cfcb5fc1e1</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Fix new lint in the compiler</title>
<updated>2022-09-28T18:42:16+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2022-09-28T18:37:42+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=b711c036ab44da6325f773eafa0538ebab7218dc'/>
<id>urn:sha1:b711c036ab44da6325f773eafa0538ebab7218dc</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Fix macros to Rust 2021</title>
<updated>2022-05-24T17:42:02+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2022-05-24T17:38:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=5c47aba1a11139742f8289ca4c47e045822ee219'/>
<id>urn:sha1:5c47aba1a11139742f8289ca4c47e045822ee219</id>
<content type='text'>
</content>
</entry>
<entry>
<title>More ergonomic error from static asserts messages</title>
<updated>2022-05-17T18:20:59+00:00</updated>
<author>
<name>Emil Fresk</name>
<email>emil.fresk@gmail.com</email>
</author>
<published>2022-05-17T18:12:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=cd445165c50a46042e0cf17eb0081879f9cf4d52'/>
<id>urn:sha1:cd445165c50a46042e0cf17eb0081879f9cf4d52</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Added support for SRP based scheduling for armv6m</title>
<updated>2022-03-02T12:23:47+00:00</updated>
<author>
<name>Per Lindgren</name>
<email>per.lindgren@ltu.se</email>
</author>
<published>2022-01-21T20:49:45+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=f86dab5ff3e9c35e9e68b798b5c4faa08d390085'/>
<id>urn:sha1:f86dab5ff3e9c35e9e68b798b5c4faa08d390085</id>
<content type='text'>
</content>
</entry>
<entry>
<title>fix UI test, take 2</title>
<updated>2021-08-31T18:01:10+00:00</updated>
<author>
<name>Jorge Aparicio</name>
<email>jorge@japaric.io</email>
</author>
<published>2021-08-31T18:01:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.mciantyre.dev/rtic/commit/?id=da1fd6166e893482f99f16714a1c718b445c9579'/>
<id>urn:sha1:da1fd6166e893482f99f16714a1c718b445c9579</id>
<content type='text'>
</content>
</entry>
</feed>
