aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2023-03-01Fix failing UI testEmil Fresk
2023-03-01Update UI tests, 1 failing that needs fixingEmil Fresk
2023-03-01more examplesPer Lindgren
2023-03-01Fix locks, basepri writeback errorEmil Fresk
2023-03-01examples/multiloc fixedPer Lindgren
2023-03-01All codegen is now explicitEmil Fresk
2023-03-01examples/lock fixedPer Lindgren
2023-03-01examples/locals fixedPer Lindgren
2023-03-01Cleanup weird locals in codegenEmil Fresk
2023-03-01examples/idle-wfi fixedPer Lindgren
2023-03-01export Cell removed, expmples updatedPer Lindgren
2023-03-01Main in main codegenEmil Fresk
2023-03-01examples/async-task fixupPer Lindgren
2023-03-01Removed same prio spawnEmil Fresk
2023-03-01Lifetime cleanupEmil Fresk
2023-03-01Break codegen for 0-prio asyncEmil Fresk
2023-03-01Removed Priority, simplified lifetime handlingEmil Fresk
2023-03-01More removalEmil Fresk
2023-03-01First example builds againEmil Fresk
2023-03-01Even more cleanupEmil Fresk
2023-03-01Fix fencesEmil Fresk
2023-03-01Added software task codegen backEmil Fresk
2023-03-01Min codegenEmil Fresk
2023-03-01syntax: Remove parse settings structEmil Fresk
2023-03-01Add check againEmil Fresk
2023-03-01Old xtask test passEmil Fresk
2023-03-01RTIC v2: Initial commitEmil Fresk
rtic-syntax is now part of RTIC repository
2023-02-26Merge #698bors[bot]
698: Release: v1.1.4 r=perlindgren a=AfoHT Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2023-02-26Release: v1.1.4Henrik Tjäder
2023-02-26example: pool: Do not print the addrHenrik Tjäder
Unstable and prone to fail CI
2023-01-25Merge #692bors[bot]
692: CFG: Support HW tasks, cleanup for SW tasks r=korken89 a=AfoHT Fixes #665 Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2023-01-25Merge #691bors[bot]
691: Basic cfg support, kind of, for Monotonics r=korken89 a=AfoHT - Enable at least masking out a Monotonic - Add example cfg-ing a Monotonic, showing limitations imposed by rtic-syntax - Update changelog The use case detailed in linked issue seems to be covered: Fixes #664 Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2023-01-25Merge #686bors[bot]
686: Book: Editorial review r=korken89 a=AfoHT Continuation of https://github.com/rtic-rs/cortex-m-rtic/pull/618 Better late than never... A big thanks to `@jvanderk` ! Co-authored-by: John van der Koijk <33966414+jvanderk@users.noreply.github.com>
2023-01-25Mostly editorial review.John van der Koijk
2023-01-22Handle more cfgs, support cfg on HW/SW tasksHenrik Tjäder
2023-01-22Update changelogHenrik Tjäder
2023-01-22Add example cfg-ing a Monotonic, showing limitations imposed by rtic-syntaxHenrik Tjäder
2023-01-22Enable at least masking out a MonotonicHenrik Tjäder
Simplest case working, but leaves a lot to ask as shown by examples/cfg-monotonic.rs Current `rtic-syntax` is unable to validate and handle the `cfgs[]` which limits the usefulness of this.
2023-01-22Merge #690bors[bot]
690: NVIC prio bits must be in the range 1..=255: Handled by logical2hw() r=korken89 a=AfoHT Fixes #687 Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2023-01-22Merge #689bors[bot]
689: Missing docs: Improve #[doc] generation r=korken89 a=AfoHT Improve RTIC doc handling Enable use of ``` #![deny(missing_docs)] ``` and makes the cargo doc output more useful Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2023-01-22Cleanup NVIC prio too high exampleHenrik Tjäder
2023-01-22Make clippy happyHenrik Tjäder
2023-01-22Update changelogHenrik Tjäder
2023-01-22Improve RTIC doc handlingHenrik Tjäder
Enable use of ``` #![deny(missing_docs)] ```
2023-01-22Heapless 0.7.16 pool!() generates undocumented structHenrik Tjäder
2023-01-21Deny missing_docs for all examplesHenrik Tjäder
2023-01-14Merge #680bors[bot]
680: Update cortex-m-semihosting requirement from 0.3.3 to 0.5.0 r=AfoHT a=dependabot[bot] Updates the requirements on [cortex-m-semihosting](https://github.com/rust-embedded/cortex-m) to permit the latest version. <details> <summary>Changelog</summary> <p><em>Sourced from <a href="https://github.com/rust-embedded/cortex-m/blob/master/CHANGELOG.md">cortex-m-semihosting's changelog</a>.</em></p> <blockquote> <h2>[v0.5.0] - 2018-05-11</h2> <h3>Added</h3> <ul> <li> <p><code>DebugMonitor</code> and <code>SecureFault</code> variants to the <code>Exception</code> enumeration.</p> </li> <li> <p>An optional <code>&quot;inline-asm&quot;</code> feature</p> </li> </ul> <h3>Changed</h3> <ul> <li> <p>[breaking-change] This crate now requires <code>arm-none-eabi-gcc</code> to be installed and available in <code>$PATH</code> when built with the <code>&quot;inline-asm&quot;</code> feature disabled (which is disabled by default).</p> </li> <li> <p>[breaking-change] The <code>register::{apsr,lr,pc}</code> modules are now behind the <code>&quot;inline-asm&quot;</code> feature.</p> </li> <li> <p>[breaking-change] Some variants of the <code>Exception</code> enumeration are no longer available on <code>thumbv6m-none-eabi</code>. See API docs for details.</p> </li> <li> <p>[breaking-change] Several of the variants of the <code>Exception</code> enumeration have been renamed to match the CMSIS specification.</p> </li> <li> <p>[breaking-change] fixed typo in <code>shcrs</code> field of <code>scb::RegisterBlock</code>; it was previously named <code>shpcrs</code>.</p> </li> <li> <p>[breaking-change] removed several fields from <code>scb::RegisterBlock</code> on ARMv6-M. These registers are not available on that sub-architecture.</p> </li> <li> <p>[breaking-change] changed the type of <code>scb::RegisterBlock.shpr</code> from <code>RW&lt;u8&gt;</code> to <code>RW&lt;u32&gt;</code> on ARMv6-M. These registers are word accessible only on that sub-architecture.</p> </li> <li> <p>[breaking-change] renamed the <code>mmar</code> field of <code>scb::RegisterBlock</code> to <code>mmfar</code> to match the CMSIS name.</p> </li> <li> <p>[breaking-change] removed the <code>iabr</code> field from <code>scb::RegisterBlock</code> on ARMv6-M. This register is not available on that sub-architecture.</p> </li> <li> <p>[breaking-change] removed several fields from <code>cpuid::RegisterBlock</code> on ARMv6-M. These registers are not available on that sub-architecture.</p> </li> <li> <p>[breaking-change] The <code>Mutex.new</code> constructor is not a <code>const fn</code> by default. To make it a <code>const fn</code> you have to opt into the <code>&quot;const-fn&quot;</code> feature, which was added in v0.5.1, and switch to a nightly compiler.</p> </li> </ul> <h3>Removed</h3> <ul> <li>[breaking-change] The <code>exception</code> module has been removed. A replacement for <code>Exception::active</code> can be found in <code>SCB::vect_active</code>. A modified version <code>exception::Exception</code> can be found in the <code>peripheral::scb</code> module.</li> </ul> <h2>[v0.4.3] - 2018-01-25</h2> <!-- raw HTML omitted --> </blockquote> <p>... (truncated)</p> </details> <details> <summary>Commits</summary> <ul> <li><a href="https://github.com/rust-embedded/cortex-m/commit/a448e9156e2cb1e556e5441fd65426952ef4b927"><code>a448e91</code></a> v0.5.0</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/e3217ad94d6c941796c2d7ee8735e7b250a69387"><code>e3217ad</code></a> Merge <a href="https://github-redirect.dependabot.com/rust-embedded/cortex-m/issues/88">#88</a></li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/05bbc3b815703a0654d2e37966547e392f856161"><code>05bbc3b</code></a> always list all the peripherals in <code>Peripherals</code></li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/550f94902fc1f84241c200b5af02a2cc369a56d1"><code>550f949</code></a> fix build for ARMv7E-M + &quot;inline-asm&quot;</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/7d51707b5f1b19c148ec4c21decd83abcdf7b2ca"><code>7d51707</code></a> simplify #[cfg]s</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/2cd6092848cfa35ab64fce7ccf87e52402fc41e6"><code>2cd6092</code></a> ARMv6-M: remove fields that are not available from cpuid::RegisterBlock</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/17bd0c8e88e1bbd036f940df80e8d047a46025e1"><code>17bd0c8</code></a> fix x86_64 tests</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/c290aa4ee89951a0ea503b129f6c5bd3d47a663d"><code>c290aa4</code></a> ARMv6-M: remove fields that are not available from NVIC and SCB</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/716398ce542798aff238abc6a978d3b64a1c0dd4"><code>716398c</code></a> fix build on ARMv6-M</li> <li><a href="https://github.com/rust-embedded/cortex-m/commit/1d6864377202bc64e522deeb5dd044e593d83ebb"><code>1d68643</code></a> fix build on ARMv7E-M</li> <li>Additional commits viewable in <a href="https://github.com/rust-embedded/cortex-m/compare/c-m-sh-v0.3.5...v0.5.0">compare view</a></li> </ul> </details> <br /> Dependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting ``@dependabot` rebase`. [//]: # (dependabot-automerge-start) [//]: # (dependabot-automerge-end) --- <details> <summary>Dependabot commands and options</summary> <br /> You can trigger Dependabot actions by commenting on this PR: - ``@dependabot` rebase` will rebase this PR - ``@dependabot` recreate` will recreate this PR, overwriting any edits that have been made to it - ``@dependabot` merge` will merge this PR after your CI passes on it - ``@dependabot` squash and merge` will squash and merge this PR after your CI passes on it - ``@dependabot` cancel merge` will cancel a previously requested merge and block automerging - ``@dependabot` reopen` will reopen this PR if it is closed - ``@dependabot` close` will close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually - ``@dependabot` ignore this major version` will close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself) - ``@dependabot` ignore this minor version` will close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself) - ``@dependabot` ignore this dependency` will close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself) </details> Co-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com> Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2023-01-14Add to CHANGELOG dev-dependency cortex-m-semihosting upgradedHenrik Tjäder
2023-01-14Upgrade of semihosting changed timingHenrik Tjäder
New semihosting 0.5 does not use error handling, returns directly and as semihosting is generally slow this led to missing print statements. Workaround is to add NOP, which seems sufficient to let it flush the buffers
2023-01-11Missed hprintln with multilineHenrik Tjäder
generated by cgit v1.2.3 (git 2.25.1) at 2025-12-28 12:31:02 +0000