aboutsummaryrefslogtreecommitdiff
path: root/examples/lm3s6965
AgeCommit message (Collapse)Author
2025-06-15feat: example of wait-queueOleksandr Babak
2025-06-15ci: Updated lm3s6965 Cargo.lockHenrik Tjäder
2025-04-01fix(doc): fix typo in file names to match with docsChristian Krenslehner
2025-03-27feat: add example for divergent tasksOleksandr Babak
2024-11-27bump esp32c3 (#997)MikeGstefan
* bump esp32-c3 * update changelog and example * rtic-monotonics: update esp32c3 to v0.26 --------- Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2024-08-07Fix CI with 1.80Emil Fresk
2024-06-23Update `embedded-hal-bus` to 0.2 and fix `portable-atomic` featuresEmil Fresk
2024-06-23Breaking change: portable-atomic (#922)Henrik Tjäder
* Atomics: Replace polyfill with portable-atomic * Update Cargo.lock for examples * RTIC: portable-atomic: Update changelog * rtic-monotonics: portable-atomic: Update changelog * lm3s6965: enable critical-section when testing * xtask: Enable portable-atomic/critical-section When dealing with rtic-monotonics * rtic-monotonics: portable-atomics: Do not disable the ability to fallback --------- Co-authored-by: Emil Fresk <emil.fresk@gmail.com>
2024-04-10Monotonic rewrite (#874)Finomnis
* Rework timer_queue and monotonic architecture Goals: * make Monotonic purely internal * make Monotonic purely tick passed, no fugit involved * create a wrapper struct in the user's code via a macro that then converts the "now" from the tick based monotonic to a fugit based timestamp We need to proxy the delay functions of the timer queue anyway, so we could simply perform the conversion in those proxy functions. * Update cargo.lock * Update readme of rtic-time * CI: ESP32: Redact esp_image: Too volatile * Fixup: Changelog double entry rebase mistake --------- Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2024-04-03fix included examples and markdown(book) (#912)Franz Dietrich
* fix included examples and markdown(book) fixes: #911 * fix footnote pre_init * more example link updates * Restore pool example name * Example: pool: Upgrade to heapless v0.8 * Example: pool: thumbv6 unsupported: wild cfg-if Experiment with multi-backend example contained in the example * Example: lm3s6965: Updated cargo.lock * Book: Use cargo xtask for by-example * Docs: Contributing: cargo xtask --------- Co-authored-by: Henrik Tjäder <henrik@tjaders.com>
2024-03-20RISC-V support over CLINT (#815)Román Cárdenas Rodríguez
* Rebase to master * using interrupt_mod * bug fixes * fix other backends * Add changelog * forgot about rtic-macros * backend-specific configuration * core peripherals optional over macro argument * pre_init_preprocessing binding * CI for RISC-V (WIP) * separation of concerns * add targets for RISC-V examples * remove qemu feature * prepare examples folder * move examples all together * move ci out of examples * minor changes * add cortex-m * new xtask: proof of concept * fix build.yml * feature typo * clean rtic examples * reproduce weird issue * remove unsafe code in user app * update dependencies * allow builds on riscv32imc * let's fix QEMU * Update .github/workflows/build.yml Co-authored-by: Henrik Tjäder <henrik@tjaders.com> * New build.rs * removing test features * adapt ui test to new version of clippy * add more examples to RISC-V backend * proper configuration of heapless for riscv32imc * opt-out examples for riscv32imc * point to new version of riscv-slic * adapt new macro bindings * adapt examples and CI to stable * fix cortex-m CI * Review --------- Co-authored-by: Henrik Tjäder <henrik@tjaders.com>