aboutsummaryrefslogtreecommitdiff
path: root/amaranth_boards/versa_ecp5_5g.py
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2021-12-10 07:38:00 +0000
committerwhitequark <whitequark@whitequark.org>2021-12-10 08:30:37 +0000
commitb968cfade961a329c26035ef8bfdf3058e95a9f1 (patch)
tree94891b950cb0547868877027230ff09b9cb56d4a /amaranth_boards/versa_ecp5_5g.py
parentbd7fdd379d8b28f8b542f251a11ca28297e8fd6f (diff)
Rename nMigen to Amaranth HDL.
Diffstat (limited to 'amaranth_boards/versa_ecp5_5g.py')
-rw-r--r--amaranth_boards/versa_ecp5_5g.py14
1 files changed, 14 insertions, 0 deletions
diff --git a/amaranth_boards/versa_ecp5_5g.py b/amaranth_boards/versa_ecp5_5g.py
new file mode 100644
index 0000000..36e6997
--- /dev/null
+++ b/amaranth_boards/versa_ecp5_5g.py
@@ -0,0 +1,14 @@
+from .versa_ecp5 import VersaECP5Platform
+
+
+__all__ = ["VersaECP55GPlatform"]
+
+
+class VersaECP55GPlatform(VersaECP5Platform):
+ device = "LFE5UM5G-45F"
+ # Everything else is identical between 3G and 5G Versa boards.
+
+
+if __name__ == "__main__":
+ from .test.blinky import *
+ VersaECP55GPlatform().build(Blinky(), do_program=True)