diff options
| author | slan <chezslan@gmail.com> | 2021-02-24 08:46:34 +0200 |
|---|---|---|
| committer | whitequark <whitequark@whitequark.org> | 2021-02-24 19:04:47 +0000 |
| commit | 6bbd2dd89f78f38f11ec497e34d4cddf8aae88dc (patch) | |
| tree | 09581285257a00cde40613c57485df828b7b19d3 /nmigen_boards/arty_a7.py | |
| parent | 6575dc4ccfb9142d697bbfae3ebe06d8e07b04f5 (diff) | |
arty_a7: add missing constraints
Diffstat (limited to 'nmigen_boards/arty_a7.py')
| -rw-r--r-- | nmigen_boards/arty_a7.py | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/nmigen_boards/arty_a7.py b/nmigen_boards/arty_a7.py index 3f72f0a..73456b7 100644 --- a/nmigen_boards/arty_a7.py +++ b/nmigen_boards/arty_a7.py @@ -204,7 +204,11 @@ class ArtyA7Platform(Xilinx7SeriesPlatform): "write_cfgmem -force -format bin -interface spix4 -size 16 " "-loadbit \"up 0x0 {name}.bit\" -file {name}.bin".format(name=name), "add_constraints": - "set_property INTERNAL_VREF 0.675 [get_iobanks 34]" + """ + set_property INTERNAL_VREF 0.675 [get_iobanks 34] + set_property CFGBVS VCCO [current_design] + set_property CONFIG_VOLTAGE 3.3 [current_design] + """ } return super().toolchain_prepare(fragment, name, **overrides, **kwargs) |