aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/nexys4ddr.py
diff options
context:
space:
mode:
authorStuart Olsen <stuart@sj-olsen.com>2020-03-17 00:08:00 -0700
committerGitHub <noreply@github.com>2020-03-17 07:08:00 +0000
commit394071da3a5896bf3f5771360813852a3893ddef (patch)
tree96dd687c9f6489f440ecd273a3bea89e551b4129 /nmigen_boards/nexys4ddr.py
parentc330044cf388d613d7b82c4de0f41e0c7ecde72f (diff)
nexys4ddr: enable pushbutton reset.
Diffstat (limited to 'nmigen_boards/nexys4ddr.py')
-rw-r--r--nmigen_boards/nexys4ddr.py3
1 files changed, 3 insertions, 0 deletions
diff --git a/nmigen_boards/nexys4ddr.py b/nmigen_boards/nexys4ddr.py
index d75963c..02dc101 100644
--- a/nmigen_boards/nexys4ddr.py
+++ b/nmigen_boards/nexys4ddr.py
@@ -14,9 +14,12 @@ class Nexys4DDRPlatform(Xilinx7SeriesPlatform):
package = "csg324"
speed = "1"
default_clk = "clk100"
+ default_rst = "rst"
resources = [
Resource("clk100", 0,
Pins("E3", dir="i"), Clock(100e6), Attrs(IOSTANDARD="LVCMOS33")),
+ Resource("rst", 0,
+ PinsN("C12", dir="i"), Attrs(IOSTANDARD="LVCMOS33")),
*SwitchResources(
pins="J15 L16 M13 R15 R17 T18 U18 R13 T8 U8 R16 T13 H6 U12 U11 V10",