aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/nexys4ddr.py
diff options
context:
space:
mode:
authorS.J.R. van Schaik <stephan@synkhronix.com>2021-06-03 10:53:08 -0400
committerGitHub <noreply@github.com>2021-06-03 14:53:08 +0000
commitdbde179dc53e6cc3bdde0b6b00b31446367f5451 (patch)
tree2edad4a7a1db0d5f2c0736bb8d78bd8e1cf2323d /nmigen_boards/nexys4ddr.py
parent08b1b955b1fba1f776ff233a23eb98526a8d0c39 (diff)
[breaking-change] Factor out PS2Resource.
Diffstat (limited to 'nmigen_boards/nexys4ddr.py')
-rw-r--r--nmigen_boards/nexys4ddr.py7
1 files changed, 3 insertions, 4 deletions
diff --git a/nmigen_boards/nexys4ddr.py b/nmigen_boards/nexys4ddr.py
index 1e32653..522b8a3 100644
--- a/nmigen_boards/nexys4ddr.py
+++ b/nmigen_boards/nexys4ddr.py
@@ -103,10 +103,9 @@ class Nexys4DDRPlatform(Xilinx7SeriesPlatform):
attrs=Attrs(IOSTANDARD="LVCMOS33"),
role="dce"),
- Resource("ps2_host", 0,
- Subsignal("clk", Pins("F4", dir="i")),
- Subsignal("dat", Pins("B2", dir="io")),
- Attrs(IOSTANDARD="LVCMOS33", PULLUP="TRUE")),
+ PS2Resource(0,
+ clk="F4", dat="B2",
+ attrs=Attrs(IOSTANDARD="LVCMOS33", PULLUP="TRUE")),
Resource("eth", 0, # LAN8720A
Subsignal("mdio", Pins("A9", dir="io")),