aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/dev
diff options
context:
space:
mode:
Diffstat (limited to 'nmigen_boards/dev')
-rw-r--r--nmigen_boards/dev/__init__.py1
-rw-r--r--nmigen_boards/dev/sram.py18
2 files changed, 19 insertions, 0 deletions
diff --git a/nmigen_boards/dev/__init__.py b/nmigen_boards/dev/__init__.py
index 1af4fe2..242b0f9 100644
--- a/nmigen_boards/dev/__init__.py
+++ b/nmigen_boards/dev/__init__.py
@@ -1,3 +1,4 @@
from .uart import UARTResource
from .flash import SPIFlashResources
from .spi import SPIResource
+from .sram import SRAMResource
diff --git a/nmigen_boards/dev/sram.py b/nmigen_boards/dev/sram.py
new file mode 100644
index 0000000..4e2cd91
--- /dev/null
+++ b/nmigen_boards/dev/sram.py
@@ -0,0 +1,18 @@
+from nmigen.build import *
+
+
+__all__ = ["SRAMResource"]
+
+
+def SRAMResource(*args, cs, oe, we, a, d, dm=None, attrs=None):
+ io = []
+ io.append(Subsignal("cs", PinsN(cs, dir="o")))
+ io.append(Subsignal("oe", PinsN(oe, dir="o")))
+ io.append(Subsignal("we", PinsN(we, dir="o")))
+ io.append(Subsignal("a", Pins(a, dir="o")))
+ io.append(Subsignal("d", Pins(d, dir="io")))
+ if dm is not None:
+ io.append(Subsignal("dm", PinsN(dm, dir="o"))) # dm="LB# UB#"
+ if attrs is not None:
+ io.append(attrs)
+ return Resource.family(*args, default_name="sram", ios=io)