index
:
amaranth-boards
main
Board definitions for Amaranth HDL
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
nmigen_boards
/
versa_ecp5.py
Age
Commit message (
Expand
)
Author
2023-02-03
Remove the deprecated `nmigen_boards` namespace.
Catherine
2021-12-10
Rename nMigen to Amaranth HDL.
whitequark
2020-11-26
[breaking-change] Add `_n` suffix to argument names of pins with fixed invert...
GuzTech
2020-08-15
Use correct IO attribute for ECP5 FPGAs
Oguz Meteer
2020-08-07
versa_ecp5: Fix DDR3 IO types, using the types from Lattice's DDR3 demo lpf
Jean THOMAS
2020-07-16
[breaking-change] Update SPI pin names.
ECP5-PCIe
2020-02-06
versa_ecp5: fix switch{4..7} IO_TYPE.
whitequark
2019-10-03
Reorganize resource taxonomy.
whitequark
2019-09-23
_blinky→test.blinky
whitequark
2019-09-23
[breaking-change] Factor out "led", "button" and "switch" resources.
whitequark
2019-08-21
versa_ecp5: prepare for switchable ECP5 toolchains.
whitequark
2019-08-04
Remove useless _blinky.build_and_program() function.
whitequark
2019-08-03
Update all boards to use default_rst.
whitequark
2019-08-03
Update all boards to use default_clk.
whitequark
2019-08-03
Replace subprocess.run(..., check=True) with subprocess.check_call().
whitequark
2019-07-05
versa_ecp5: add missing pin directions.
whitequark
2019-06-28
[breaking-change] Factor out "serial" resource and rename to "uart".
whitequark
2019-06-25
Add Versa ECP5/ECP5-5G support.
whitequark