aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/icestick.py
blob: a80a3f9e358eb07a89573cc839de52012756dca2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
import os
import subprocess

from nmigen.build import *
from nmigen.vendor.lattice_ice40 import *


__all__ = ["ICEStickPlatform"]


class ICEStickPlatform(LatticeICE40Platform):
    device     = "iCE40HX1K"
    package    = "TQ144"
    clocks     = [
        ("clk12", 12e6),
    ]
    resources  = [
        Resource("clk12", 0, Pins("21", dir="i"),
                 extras={"GLOBAL": "1", "IO_STANDARD": "SB_LVCMOS33"}),

        Resource("user_led", 0, Pins("99", dir="o"), extras={"IO_STANDARD": "SB_LVCMOS33"}),
        Resource("user_led", 1, Pins("98", dir="o"), extras={"IO_STANDARD": "SB_LVCMOS33"}),
        Resource("user_led", 2, Pins("97", dir="o"), extras={"IO_STANDARD": "SB_LVCMOS33"}),
        Resource("user_led", 3, Pins("96", dir="o"), extras={"IO_STANDARD": "SB_LVCMOS33"}),
        Resource("user_led", 4, Pins("95", dir="o"), extras={"IO_STANDARD": "SB_LVCMOS33"}),

        Resource("serial", 0,
            Subsignal("rx",  Pins("9", dir="i")),
            Subsignal("tx",  Pins("8", dir="o")),
            Subsignal("rts", Pins("7", dir="o")),
            Subsignal("cts", Pins("4", dir="i")),
            Subsignal("dtr", Pins("3", dir="o")),
            Subsignal("dsr", Pins("2", dir="i")),
            Subsignal("dcd", Pins("1", dir="i")),
            extras={"IO_STANDARD": "SB_LVTTL", "PULLUP": "1"}
        ),

        Resource("irda", 0,
            Subsignal("rx", Pins("106", dir="i")),
            Subsignal("tx", Pins("105", dir="o")),
            Subsignal("sd", Pins("107", dir="o")),
            extras={"IO_STANDARD": "SB_LVCMOS33"}
        ),

        Resource("spiflash", 0,
            Subsignal("cs_n", Pins("71", dir="o")),
            Subsignal("clk",  Pins("70", dir="o")),
            Subsignal("mosi", Pins("67", dir="o")),
            Subsignal("miso", Pins("68", dir="i")),
            extras={"IO_STANDARD": "SB_LVCMOS33"}
        ),
    ]
    connectors = [
        Connector("pmod", 0, "78 79 80 81 - - 87 88 90 91 - -"),  # J2

        Connector("j", 1, "- - 112 113 114 115 116 117 118 119"), # J1
        Connector("j", 3, "- -  62  61  60  56  48  47  45  44"), # J3
    ]

    def toolchain_program(self, products, name):
        iceprog = os.environ.get("ICEPROG", "iceprog")
        with products.extract("{}.bin".format(name)) as bitstream_filename:
            subprocess.run([iceprog, bitstream_filename], check=True)


if __name__ == "__main__":
    from ._blinky import build_and_program
    build_and_program(ICEStickPlatform)