drivers/ccm-11xx/src/ral_11xx/clock_group.rs


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

pub use super::clock_root::RegisterBlock;

ral_registers::register! {
    #[doc = "Clock group control"]
    pub CONTROL<u32> RW [
        #[doc = "Clock divider0"]
        DIV0 start(0) width(4) RW {}
        #[doc = "Clock group global restart count"]
        RSTDIV start(16) width(8) RW {}
        #[doc = "OFF"]
        OFF start(24) width(1) RW {}
    ]
}

pub use CONTROL as CONTROL_SET;
pub use CONTROL as CONTROL_CLR;
pub use CONTROL as CONTROL_TOG;

pub mod status0 {
    pub use super::CONTROL::{DIV0, OFF, RSTDIV};
    pub use crate::STATUS0_RO::*;
}

pub use super::clock_root::STATUS1;

pub use super::clock_root::CONFIG;

pub use super::clock_root::{AUTHEN, AUTHEN_CLR, AUTHEN_SET, AUTHEN_TOG};

#[allow(non_snake_case)]
pub mod SETPOINT {
    pub use super::CONFIG::*;
}