aboutsummaryrefslogtreecommitdiff
path: root/book/en/src
diff options
context:
space:
mode:
Diffstat (limited to 'book/en/src')
-rw-r--r--book/en/src/internals/targets.md6
1 files changed, 4 insertions, 2 deletions
diff --git a/book/en/src/internals/targets.md b/book/en/src/internals/targets.md
index bdfb24b..606191d 100644
--- a/book/en/src/internals/targets.md
+++ b/book/en/src/internals/targets.md
@@ -28,8 +28,10 @@ This implementation is covered in depth by Chapter 4.5 of this book.
## Source Masking
-Since there is no hardware support for a priority ceiling, RTIC must instead rely on the Nested
-Vectored Interrupt Controller (NVIC) present in the core architecture. Consider Figure 1 below,
+Without a `BASEPRI` register which allows for directly setting a priority ceiling in the Nested
+Vectored Interrupt Controller (NVIC), RTIC must instead rely on disabling (masking) interrupts.
+
+Consider Figure 1 below,
showing two tasks A and B where A has higher priority but shares a resource with B.
#### *Figure 1: Shared Resources and Source Masking*