| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2023-03-01 | Add rtic-timer (timerqueue + monotonic) and rtic-monotonics (systick-monotonic) | Emil Fresk | |
| 2023-03-01 | More work on new spawn/executor | Emil Fresk | |
| 2023-03-01 | New executor design | Emil Fresk | |
| 2023-03-01 | Start CI, disable docs building | Emil Fresk | |
| 2023-03-01 | Clippy fixes | Emil Fresk | |
| 2023-03-01 | Fix locks, basepri writeback error | Emil Fresk | |
| 2023-03-01 | export Cell removed, expmples updated | Per Lindgren | |
| 2023-03-01 | Removed Priority, simplified lifetime handling | Emil Fresk | |
| 2023-03-01 | More removal | Emil Fresk | |
| 2023-03-01 | Even more cleanup | Emil Fresk | |
| 2023-03-01 | Old xtask test pass | Emil Fresk | |
| 2022-07-27 | Remove use of basepri register on thumbv8m.base | David Watson | |
| The basepri register appears to be aviable on thumbv8m.main but not thumbv8m.base. At the very least, attempting to compile against a Cortex-M23 based Microchip ATSAML10E16A generates an error: ``` error[E0432]: unresolved import `cortex_m::register::basepri` --> /Users/dwatson/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-rtic-1.1.3/src/export.rs:25:5 | 25 | use cortex_m::register::basepri; | ^^^^^^^^^^^^^^^^^^^^^^^^^^^ no `basepri` in `register` ``` This is an attempt to account for the fact that thumbv8m.base (M23) MCUs don't have the BASEPRI register but have more than 32 interrupts. This moves away from the architecture specific config flags and switches to a more functional flag. Make the mask size depend on the max interrupt id Rather than assuming a fixed interrupt count of 32 this code uses an array of u32 bitmasks to calculate the priority mask. The size of this array is calculated at compile time based on the size of the largest interrupt id being used in the target code. For thumbv6m this should be equivalent to the previous version that used a single u32 mask. For thumbv8m.base it will be larger depending on the interrupts used. Don't write 0s to the ISER and ICER registers Writing 0s to these registers is a no-op. Since these masks should be calculated at compile time, this conditional should result in writes being optimized out of the code. Prevent panic on non-arm targets Panicking on unknown targets was breaking things like the doc build on linux. This change should only panic when building on unknown arm targets. | |||
| 2022-06-07 | fix ci: use SYST::PTR | Jorge Aparicio | |
| SYST::ptr has been deprecated in cortex-m v0.7.5 SYST::PTR is available since cortex-m v0.7.0 | |||
| 2022-05-24 | Fix clash with defmt | Emil Fresk | |
| 2022-04-20 | Added check for resource usage and to generate an compile error for thumbv6 ↵ | Emil Fresk | |
| exceptions | |||
| 2022-04-20 | Masks take 3 | Emil Fresk | |
| 2022-03-02 | Added support for SRP based scheduling for armv6m | Per Lindgren | |
| 2022-02-22 | Clippy with pedantic suggestions | Henrik Tjäder | |
| 2021-12-14 | Idle: Switch to NOP instead of WFI | Henrik Tjäder | |
| Add example how to get old WFI behaviour | |||
| 2021-09-28 | Fix export of SYST | Emil Fresk | |
| 2021-09-14 | Cleanup export and actually use rtic::export, made fn init inline | Emil Fresk | |
| 2021-08-16 | Remove linked list impl - use heapless, linked list init now const fn | Emil Fresk | |
| 2021-07-09 | const generics | Andrey Zgarbul | |
| 2021-02-18 | Now with new monotonic trait and crate | Emil Fresk | |
| 2020-12-12 | Monotonic codegen now passing compile stage | Emil Fresk | |
| 2020-12-10 | More work | Emil Fresk | |
| 2020-12-08 | TQ handlers being generated | Emil Fresk | |
| 2020-12-03 | Save, init generation fixed | Emil Fresk | |
| 2020-10-15 | Implement all clippy suggestions | Henrik Tjäder | |
| 2020-10-01 | Remove exports related to heterogeneous multi-core support | Henrik Tjäder | |
| 2020-10-01 | Added `bare_metal::CriticalSection` to `init::Context` | Emil Fresk | |
| 2020-09-01 | Remove stale code, fix comment styling | Henrik Tjäder | |
| 2020-09-01 | Brutally yank out multicore | Henrik Tjäder | |
| 2020-06-11 | Rename RTFM to RTIC | Henrik Tjäder | |
| 2019-09-15 | don't use deprecated API | Jorge Aparicio | |
| 2019-06-24 | Monotonic trait is safe; add MultiCore trait | Jorge Aparicio | |
| 2019-06-13 | rtfm-syntax refactor + heterogeneous multi-core support | Jorge Aparicio | |
| 2019-05-21 | bump heapless dependency to v0.5.0; remove "nightly" feature | Jorge Aparicio | |
| with the upcoming version of heapless we are able to initialize all internal queues in const context removing the need for late initialization this commit also removes the "nightly" feature because all the optimization provided by it are now enabled by default | |||
| 2019-05-21 | removes the maybe_uninit feature gate | Jorge Aparicio | |
| and stop newtyping `core::mem::MaybeUninit` | |||
| 2019-05-01 | implement RFCs 147 and 155, etc. | Jorge Aparicio | |
| This commit: - Implements RFC 147: "all functions must be safe" - Implements RFC 155: "explicit Context parameter" - Implements the pending breaking change #141: reject assign syntax in `init` (which was used to initialize late resources) - Refactors code generation to make it more readable -- there are no more random identifiers in the output -- and align it with the book description of RTFM internals. - Makes the framework hard depend on `core::mem::MaybeUninit` and thus will require nightly until that API is stabilized. - Fixes a ceiling analysis bug where the priority of the system timer was not considered in the analysis. - Shrinks the size of all the internal queues by turning `AtomicUsize` indices into `AtomicU8`s. - Removes the integration with `owned_singleton`. | |||
| 2019-04-16 | more nightly fixes | Jorge Aparicio | |
| 2019-04-16 | [NFC] fix nightly ci | Jorge Aparicio | |
| 2019-02-19 | turn all potential UB into panics | Jorge Aparicio | |
| 2019-02-19 | add "nightly" feature | Jorge Aparicio | |
| 2019-02-16 | cargo fmt | Jorge Aparicio | |
| 2019-02-16 | make debug builds reproducible | Jorge Aparicio | |
| 2018-12-16 | properly handle #[cfg] (conditional compilation) on resources | Jorge Aparicio | |
| 2018-12-16 | use the single core variant of spsc::Queue | Jorge Aparicio | |
| 2018-11-04 | impl Mutex on all shared resources | Jorge Aparicio | |
| document how to write generic code that operates on resources | |||
| 2018-11-03 | v0.4.0 | Jorge Aparicio | |
| closes #32 closes #33 | |||
