aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/de10_lite.py
diff options
context:
space:
mode:
authorS.J.R. van Schaik <stephan@synkhronix.com>2021-05-31 04:51:32 -0400
committerGitHub <noreply@github.com>2021-05-31 08:51:32 +0000
commit08b1b955b1fba1f776ff233a23eb98526a8d0c39 (patch)
tree34510113a8c59794c1da21bf9ea5346d76cef436 /nmigen_boards/de10_lite.py
parente8611d433df8c2e4a0206c1d80faa2a831ca8da0 (diff)
[breaking-change] Factor out VGAResource.
Diffstat (limited to 'nmigen_boards/de10_lite.py')
-rw-r--r--nmigen_boards/de10_lite.py13
1 files changed, 6 insertions, 7 deletions
diff --git a/nmigen_boards/de10_lite.py b/nmigen_boards/de10_lite.py
index 9f260ce..21b7d09 100644
--- a/nmigen_boards/de10_lite.py
+++ b/nmigen_boards/de10_lite.py
@@ -61,13 +61,12 @@ class DE10LitePlatform(IntelPlatform):
dq="Y21 Y20 AA22 AA21 Y22 W22 W20 V21 P21 J22 H21 H22 G22 G20 G19 F22",
dqm="V22 J21", attrs=Attrs(io_standard="3.3-V LVCMOS")),
- Resource("vga", 0,
- Subsignal("r", Pins("AA1 V1 Y2 Y1", dir="o")),
- Subsignal("g", Pins("W1 T2 R2 R1", dir="o")),
- Subsignal("b", Pins("P1 T1 P4 N2", dir="o")),
- Subsignal("hs", Pins("N3", dir="o")),
- Subsignal("vs", Pins("N1", dir="o")),
- Attrs(io_standard="3.3-V LVTTL"))
+ VGAResource(0,
+ r="AA1 V1 Y2 Y1",
+ g="W1 T2 R2 R1",
+ b="P1 T1 P4 N2",
+ hs="N3", vs="N1",
+ attrs=Attrs(io_standard="3.3-V LVTTL"))
]
connectors = [
Connector("gpio", 0,