aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/icestick.py
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2019-08-30 08:39:30 +0000
committerwhitequark <whitequark@whitequark.org>2019-08-30 08:43:02 +0000
commit3b80b3a3749ae8f123ff258a25e81bd21412aed4 (patch)
treebda8711d0aa6df104b0c52192e2b8b3db3d76a86 /nmigen_boards/icestick.py
parentb40277c21ac099ec3d3cd89d6c2756957f1223f9 (diff)
Update iCE40 GLOBAL and PULLUP attribute to use correct types.
Diffstat (limited to 'nmigen_boards/icestick.py')
-rw-r--r--nmigen_boards/icestick.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/nmigen_boards/icestick.py b/nmigen_boards/icestick.py
index dccf34c..f41006d 100644
--- a/nmigen_boards/icestick.py
+++ b/nmigen_boards/icestick.py
@@ -16,7 +16,7 @@ class ICEStickPlatform(LatticeICE40Platform):
default_clk = "clk12"
resources = [
Resource("clk12", 0, Pins("21", dir="i"),
- Clock(12e6), Attrs(GLOBAL="1", IO_STANDARD="SB_LVCMOS33")),
+ Clock(12e6), Attrs(GLOBAL=True, IO_STANDARD="SB_LVCMOS33")),
Resource("user_led", 0, Pins("99", dir="o"), Attrs(IO_STANDARD="SB_LVCMOS33")),
Resource("user_led", 1, Pins("98", dir="o"), Attrs(IO_STANDARD="SB_LVCMOS33")),
@@ -26,7 +26,7 @@ class ICEStickPlatform(LatticeICE40Platform):
UARTResource(0,
rx="9", tx="8", rts="7", cts="4", dtr="3", dsr="2", dcd="1",
- attrs=Attrs(IO_STANDARD="SB_LVTTL", PULLUP="1")
+ attrs=Attrs(IO_STANDARD="SB_LVTTL", PULLUP=1)
),
IrDAResource(0,