aboutsummaryrefslogtreecommitdiff
path: root/nmigen_boards/genesys2.py
diff options
context:
space:
mode:
Diffstat (limited to 'nmigen_boards/genesys2.py')
-rw-r--r--nmigen_boards/genesys2.py6
1 files changed, 2 insertions, 4 deletions
diff --git a/nmigen_boards/genesys2.py b/nmigen_boards/genesys2.py
index 40dbced..1c4ee54 100644
--- a/nmigen_boards/genesys2.py
+++ b/nmigen_boards/genesys2.py
@@ -52,10 +52,8 @@ class Genesys2Platform(Xilinx7SeriesPlatform):
Attrs(IOSTANDARD="LVCMOS33")),
UARTResource(0, rx="Y20", tx="Y23",
attrs=Attrs(IOSTANDARD="LVCMOS33")),
- Resource("i2c", 0,
- Subsignal("scl", Pins("AE30", dir="io")),
- Subsignal("sda", Pins("AF30", dir="io")),
- Attrs(IOSTANDARD="LVCMOS33")),
+ I2CResource(0, scl="AE30", sda="AF30",
+ attrs=Attrs(IOSTANDARD="LVCMOS33")),
Resource("ddr3", 0,
Subsignal("rst", PinsN("AG5", dir="o"),
Attrs(IOSTANDARD="SSTL15")),